= Abstract-This paper discusses a new method for interconnecting power semiconductor devices: the DimpleArray Interconnect technique (DAI). This technique employs arrays of dimples on copper sheet that allow the semiconductor devices to have metallurgical solder joint with these dimples. Some attractive features of this technique include reduced parasitic noises, more distributed heat flows, capacity of handling high current, minimized thermo-mechanical stresses, and a low cost processing compared to other three-dimensional packaging techniques. In this paper, the implementation of DAI in prototype power modules was described, initial electrical and thermal test results were discussed, and its thermo-mechanical performance was studied using FEM.
I. INTRODUCTION
Today's standard for power electronics modules features wire bond-interconnected power chips soldered to direct bonded copper (DBC) substrates and encapsulated with molding compound. Electrical layout design of power modules, however, limited by the essentially two dimensional packaging format, experiences difficulty in improving electrical performance, especially when packaging density is ever increasing. Coupled electrical, thermal and mechanical effects can lead to severe concerns in the reliability of power modules, such as electrical overstressing [1] , large mutual coupling effects [2] , parasitic oscillations, and mechanical damage during ultrasonic bonding [3] .
Some commercial companies and academic institute are taking research efforts to explore alternative threedimensional interconnects technologies to replace wire bonds. Among them are the Silicon Power Corporation (SPCO) with its ThinPak technology [4] [5] , General Electric with its Power Overlay technology [6] [7] , Fairchild Semiconductor [8] with its bottom-less flip chip technique, and Center for Power Electronics systems (CPES) with its Metal Post Interconnected-Parallel Plate Structure (MPIPPS) [9] , Embedded Power [10] and Flip Chip [11] techniques. These alternative approaches represent the latest progress in improving power interconnect performance, thermal management, and thermo-mechanical reliability.
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Nevertheless, the manufacturability remains to be an issue for these approaches. The fabrication flow chart for the wire bond module is simple and mature and has very good repeatability. Fabrication of some of the above novel interconnect techniques can be very time-consuming and cost.
The Dimple Array Interconnect (DAI) technique for power devices and modules proposed in this work gives a low-cost solution with envisioned ease of manufacturing. Figure 1 is a schematic of the DAI showing the cross section of the Dimple Array Interconnect structure. DAI packaging involves the use of copper sheet with arrays of dimples preformed serving as electrical interconnections. The Dimple Array Interconnect structure has similar shape as the hourglass-shaped flip chip interconnect (Figure 2. ). Satoh, et al. [12] has studied the effects of the shape of 95Pb/5Sn flip chip bumps on their fatigue mechanisms. It was concluded that hourglass-shaped solder joints are more reliable than solder joints of other shapes. From an electrical point of view, assuming the metallization pads are of the same size, the concave dimple structure further reduces the interconnect length if compared to other solder-interconnect techniques such as the flip-chip and MPIPPS. This will result in a low parasitic inductance in the structure. While trying to minimize the parasitic inductance, a good power interconnect design also should minimize the parasitic capacitance. This is because normally when the conduction path is shortened, the parasitic capacitance between source and drain will increase due to the closer distance between parallel terminals, especially for three dimensional packaging techniques such as MPIPPS and Embedded Power [13] , where the size of copper trace is much larger than the wire bond module. High parasitic capacitance between midpoint to the ground could be detrimental. For example, if the module is attached to a heat sink, the high parasitic capacitance is the cause to common mode EMI [13] . The Dimple Array Interconnect approach can have good control of the distance between emitter copper plate and the ground thus can minimize the parasitic capacitance as well.
Another advantage of the Dimple Array Interconnect is that its thermal and electrical interfaces are simple. Voids and other defects along the solder/chip metallization interfaces are well known to negatively affect the package reliability. The DAI structure has only one solder layer compared to the three solder layers in hourglass-shaped flip chip interconnect. Reduced thermal interfaces help reduce the occurrence of voids and other defects thus ensure good thermal conductivity.
The Dimple Array Interconnect technique also offers a feasible approach to solve the "known good die" issue in power electronics module production. With commercial pickand-place machine, the manufacturing process of the first level packaging can be done automatically with sufficient accuracy, which helps minimizing production cost.
Apart from improvements in electrical and thermal performances, this technique offers package volume reduction and increase in power density. The low profile and the special dimple structure make it possible for implementing multilayered package with control circuit and gate driver integration, which is the technology evolution trend in packaging a wide range of power electronics modules. And last, the processing is cost-effective since the widely available industrial stamping equipment can be used to fabricate the dimple interconnect.
II. DESIGN AND FABRICATION OF THE DIMPLE ARRAY INTERCONNECT

A Material Selection
Copper is selected as the basic material for interconnection because it has high thermal conductivity, low electrical resistance, solderable, robust enough to withstand processing handling and ductile to reduce thermal stresses. Copper is also inexpensive and widely available.
Selection of solder material for attaching the copper interconnect to solderable devices need to consider solder's thermal properties, wettability, and resistance to thermal fatigue. The eutectic silver-tin (Ag3.5-Sn96.5) solder is more than two times stronger against creep and thermal fatigue than the eutectic lead-tin solder, although it is less plastic deformation-resistant [14] . Therefore, the eutectic silver-tin solder is selected to attach dimple interconnect to solderable devices. Figure 3 shows three of the approaches to stamp dimples on copper sheet. Tool (a) is difficult to machine but have good control of dimple shapes. Tool (b) is easier to machine with higher requirement to control stamping force. Tool (c) can have precise control of the dimple depth by machining the small pins to a specific length. Shoulders of these tools can minimize the warpage caused by the formation of dimples. These tools will be made using brass for its ease of machining and very good mechanical properties. While individual dimple formation tools offer some flexibility, dimple-stamping tools for a specific power module layout can be made to increase production efficiency. The first consideration of the geometric design is on the selection of the thickness of copper sheets. This is practically determined by the design objective in power module current handling capability. The Dimple Array Interconnect technique can actually accommodate a wide range of copper sheet thickness from 0.002 to 0.020 inch. As shown in Figure  4 ., the design parameters for dimple dimension includes:
B Tools for stamping dimples
The diameter of the pins depends on design of the dimples interconnect and can range from 23 mil to 40 mil. The diameter of the vias was decided to be equal to the diameter of the pins plus 3 times copper thickness to be used. For example, with a pin size of 30 mil, to form dimples on a 5 mil thick copper sheet, via diameter needs to be 45 mil.
D Fabrication of Dimple Array Interconnected power module
The fabrication flow chart of a power module using the Dimple Array Interconnect is shown in Figure 5 
III. IMPLEMENTATION OF THE DIMPLE ARRAY INTERCONNECT TECHNIQUE ON A HALF-BRIDGE IGBT
MODULE
In order to demonstrate the Dimple Array Interconnect and evaluate its electrical performance, this technique has been implemented on a half bridge power IGBT module. Figure 6 shows the circuit layout of the Dimple Array Interconnect demon module. This module is about 50mm long and 35 mm wide. Two IXYS IXSD 35N120A IGBT (rating: 1200V, 70A) chips and two IXYS C-DWEP 69-12 diodes were integrated in this module. The fabricated module is shown in Figure 7 . 
IV. THERMAL PERFORMANCE OF THE DIMPLE ARRAY INTERCONNECT TECHNIQUE
A test sample containing one IGBT chip (60W) and one diode (20W) was constructed to evaluate the thermal performance of the Dimple Array Interconnect structure. Temperature data was measured using thermal couples and collected from a data acquisition system: the Personal DAQ from IOTECH, which was connected to a computer. A wire bond module of the same circuit diagram was also built for comparison. The experiment scheme is shown in Figure 10 . The measurement result reveals that the Dimple-Array Interconnected power module has a better thermal performance than the wire bond module. Figure 11 The author's previous work in modeling a double-plate structure, the MPIPPS, has shown a significant improvement of this technique in reduction of the maximum junction temperature and more uniform heat flow [15] . The Dimple Array Interconnect is also a double-plate approach. Therefore, enhancement in thermal management using this technique is well expected.
V. PRELIMINARY THERMO-MECHANICAL MODELING OF THE DIMPLE ARRAY INTERCONNECT STRUCTURE
FEM modeling results have shown that the dimple array on copper flex offers a certain flexibility that help reduce thermal stresses, in contrast to other 3D packaging technologies such as GE's Power Overlay. Figure 12 shows the Von Mises stress of DAI model and a Power Overlay model. Both models were based on a dimple (or via) spacing of 1.25 mm (50mil) and a dimple (or via) diameter of 0.5mm (20mil). The interconnects were analyzed under a thermal shock of 0 o C to 100 o C. Coupled boundary condition has been applied on the models, which forces all nodes on each single side to have the same displacement to the direction normal to their symmetry planes. Therefore the results of these models apply on those interconnect structures in the center region of the power module. The largest Von Mises stresses are close in both models, which occur in the top surface of copper sheet in DAI and the copper metallization of POL. The stress conditions in the interface of the interconnect and the devices, however, are quite different in these two models. POL model shows a much larger stress at the interface of Cu/polyimide and Cu/polyimide/Si, while the stresses at cu/solder interface of the Dimple Array Interconnect falls in a very comfortable range.
VI. FUTURE WORK
After experimentally verifying the electrical and thermal performance of the Dimple Array Interconnect technique for packaging of power semiconductor devices and modules, the next pursuit would be a detailed study in its thermomechanical reliability. This task would involve more FEM modeling work, thermal cycling test, and failure analysis. Design recommendations will also be given upon completion of this task.
VII. CONCLUSION
This paper introduced a novel interconnect approach for packaging of power electronics devices and modules, the Dimple Array Interconnect technique. With its experimentally validated improvement in electrical and thermal performance, this technique gives a very promising solution for fabrication of low-cost, high performance power modules. The manufacturability of this technique has been envisioned to be encouraging compared with other underdeveloping three-dimensional interconnect techniques.
